@@ -76,21 +76,21 @@ struct uart_struct_t {
76
76
#define UART_MUTEX_UNLOCK ()
77
77
78
78
static uart_t _uart_bus_array [] = {
79
- {( volatile uart_dev_t * )( DR_REG_UART_BASE ) , 0 , NULL , NULL },
80
- {( volatile uart_dev_t * )( DR_REG_UART1_BASE ) , 1 , NULL , NULL },
79
+ {& UART0 , 0 , NULL , NULL },
80
+ {& UART1 , 1 , NULL , NULL },
81
81
#if CONFIG_IDF_TARGET_ESP32
82
- {( volatile uart_dev_t * )( DR_REG_UART2_BASE ) , 2 , NULL , NULL }
82
+ {& UART2 , 2 , NULL , NULL }
83
83
#endif
84
84
};
85
85
#else
86
86
#define UART_MUTEX_LOCK () do {} while (xSemaphoreTake(uart->lock, portMAX_DELAY) != pdPASS)
87
87
#define UART_MUTEX_UNLOCK () xSemaphoreGive(uart->lock)
88
88
89
89
static uart_t _uart_bus_array [] = {
90
- {( volatile uart_dev_t * )( DR_REG_UART_BASE ) , NULL , 0 , NULL , NULL },
91
- {( volatile uart_dev_t * )( DR_REG_UART1_BASE ) , NULL , 1 , NULL , NULL },
90
+ {& UART0 , NULL , 0 , NULL , NULL },
91
+ {& UART1 , NULL , 1 , NULL , NULL },
92
92
#if CONFIG_IDF_TARGET_ESP32
93
- {( volatile uart_dev_t * )( DR_REG_UART2_BASE ) , NULL , 2 , NULL , NULL }
93
+ {& UART2 , NULL , 2 , NULL , NULL }
94
94
#endif
95
95
};
96
96
#endif
@@ -116,7 +116,7 @@ static void IRAM_ATTR _uart_isr(void *arg)
116
116
c = uart -> dev -> fifo .rw_byte ;
117
117
#else
118
118
while (uart -> dev -> status .rxfifo_cnt ) {
119
- c = uart -> dev -> ahb_fifo . rw_byte ;
119
+ c = READ_PERI_REG ( UART_FIFO_AHB_REG ( i )) ;
120
120
#endif
121
121
if (uart -> queue != NULL ) {
122
122
xQueueSendFromISR (uart -> queue , & c , & xHigherPriorityTaskWoken );
0 commit comments